

### FEATURES of BL6512

- ✱ High accuracy, less than 0.1% error over a dynamic range of 500:1
- ✱ High stability during calibration, the fluctuation of output CF is less than 0.1%.
- ✱ Low drift, the gain variety is less than 0.15% when input frequency changes from 45Hz to 65Hz
- ✱ Single 5V Supply
- ✱ Low power, Static Power 30mW(typical). The technology of SLiM(Smart-Low-current-Management) is used.
- ✱ Power solution only with Resistor & Capacitor can be adopted. (using 3.58MHz oscillator)
- ✱ Selectable between the arithmetic sum of the three-phase active energies and the absolute value sum of these energies.
- ✱ The Low Frequency Output (F1, F2) can drive motor directly; The High Frequency Output (CF) can be used in calibration and data processing; The high frequency outputs for calibration of each phase: CFA, CFB and CFC; The total-phase frequency output HCF higher than CF.
- ✱ Anti-Fault, the Logic Output REVP indicates a Potential Miswiring or Negative Power; The logic Output REVPA, REVPB and REVPC indicate Potential Miswiring or Negative Power for each phase.
- ✱ On-chip Creep Protection.
- ✱ On-chip Power Supply Monitoring.
- ✱ Supply 16 kinds of selective frequency modes for wider application.
- ✱ On-chip Reference  $2.42V \pm 8\%$ (30ppm/ °C typical),with External Overdrive Capability.
- ✱ QFP44 Package Dimensions.
- ✱ Superior reliability, working hours is more than 20 years.

### GENERAL DESCRIPTION

The BL6512 is the chief IC of the three-phase electrical meter and a high accuracy energy measurement IC. With low power design, static power is only 25mW ( 3.58MHz crystal oscillator). Based on the features such as superior accuracy, high stability and simple peripheral circuit, the BL6512 is compatible with 3-phase 3-wire and 3-phase 4-wire configurations.

BL6512 is based on digital signal processing. BL6512 can measure positive active power and negative active power; can select the way to calculate the sum of the three-phase active powers, between the arithmetic sum and the absolute value sum.

The high frequency output CF can be used in calibration and data processing. The low frequency outputs F1 and F2 can be used to drive a pulse-motor or an electromechanical counter. In this way, the power can be measured and the energy can be recorded.

An internal no-load threshold ensures that the BL6512 does not exhibit any creep when there is no load.


The BL6512 consider emphatically the need of stability during calibration, the measure data of mass products show that the output pulse ripple of CF is less than 0.1%.

The BL6512 adopts the technology of Slim and decreases greatly the static power. This technology also decreases the request for power supply.

BL65XX series products use 0.35um Mix-mode CMOS process. The reliability and consistency is advanced.

Interrelated patents are pending

### System Diagram Block



## PIN FUNCTION DESCRIPTION

Pin No.	Mnemonic	Description
1	DGND	This provides the ground reference for the digital circuitry in the BL6512.
2	DVDD	Power supply. This pin provides the supply voltage for the digital circuitry in the BL6512. The supply voltage should be maintained at $5V \pm 5\%$ for specified operation.
3	REVP	This logic output will go logic high when negative power is detected on any of the three phase inputs, i.e., when the phase angle between the voltage and the current signals is greater than $90^\circ$ .
4	AVDD	Power supply. This pin provides the supply voltage for the analog circuitry in the BL6512. The supply voltage should be maintained at $5V \pm 5\%$ for specified operation.
5,6; 7,8; 9,10	IAP, IAN IBP, IBN ICP, ICN	Analog inputs for current channel. This channel is intended for use with the current transducer and is referenced in this document as the current channel. These inputs are fully differential voltage inputs with maximum differential input signal levels of $\pm 500mV$
11,13,15,16, 18,20,22,23, 34,39,44	NC	Reserved.
12	/RESET	Reset pin for BL6512. A logic low on this pin will hold the ADCs and digital circuitry in a reset condition.
14	AGND	This pin provides the ground reference for the analog circuitry in the BL6512.
17	VREF	This pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of $2.42V \pm 8\%$ and a typical temperature coefficient of $30ppm/^\circ C$ . An external reference source may also be connected at this pin.
19,21, 24,25	VN, VCP VBP, VAP	Analog inputs for the voltage channel. This channel is intended for use with the voltage VBP, VAP transducer and is referenced as the voltage channel in this document. These inputs are single-ended voltage inputs with maximum signal level of $\pm 500mV$ with respect to VN for specified operation.
26	ADD_SEL	The logic input is used to select the way the three active energies from the three phases are summed. This offers the designer the capability to do the arithmetic sum of the three energies (ADDSEL logic high) or the sum of the absolute value (ADDSEL logic low).
27	SCF	Select Calibration Frequency. This logic input is used to

		select the frequency on the calibration output CF.
28	CLKIN	Master clock for ADCs and digital signal processing. An external clock can be provided at this logic input.
29	CLKOUT	A crystal can be connected across this pin and CLKIN as described above to provide a clock source for the BL6512.
30,31	S0, S1	These logic inputs are used to select one of four possible frequencies for the digital-to-frequency conversion. This offers the designer greater flexibility when designing the energy meter.
32,33	F1, F2	Low Frequency Logic Outputs. F1 and F2 supply average real power information. The logic outputs can be used to directly drive electromechanical counters and two-phase stepper motors.
35	HCF	The higher calibration frequency logic output, compared to the CF.
36	MCF	Combined with S1, S0, SCF, The MCF can be used to select different mode for the different meter constant.
37	CFC	High Calibration Frequency Logic output, this frequency is proportional to the instantaneous active power of the C phase.
38	CFB	High Calibration Frequency Logic output, this frequency is proportional to the instantaneous active power of the B phase.
39	CFA	High Calibration Frequency Logic output, this frequency is proportional to the instantaneous active power of the A phase.
40	REVPC	This logic output will go logic high when negative power is detected on C phase inputs, i.e., when the phase angle between the voltage and the current signals is greater than 90°.
41	REVPB	This logic output will go logic high when negative power is detected on B phase inputs, i.e., when the phase angle between the voltage and the current signals is greater than 90°.
42	REVPA	This logic output will go logic high when negative power is detected on A phase inputs, i.e., when the phase angle between the voltage and the current signals is greater than 90°.
43	CF	Calibration Frequency Logic Output. The CF logic output gives instantaneous real power information. This output is intended to use for calibration purposes. Also see SCF pin description.

## PACKAGE DIMENSIONS

44 PIN SOP

### 44-Lead Plastic Quad Flatpack Package [QFP]

Dimensions shown in millimeters




Fig.3 The package diagram of BL6512

## Absolute Maximum Ratings

(T = 25 °C )

Item	Symbol	Extremum	Unit
Analog Power Voltage AVDD	AVDD	-0.3~+7(max)	V
Digital power Voltage DVDD	DVDD	-0.3~+7(max)	V
DVDD to VDD		-0.3~+0.3	V
Input Voltage to AGND	VV	$VSS+0.5 \leq VV \leq VDD-0.5$	V
Input Current to AGND	VI	$VSS+0.5 \leq Vi \leq VDD-0.5$	V
Operating Temperature Range	Topr	-40~+85	°C
Storage Temperature Range	Tstr	-55~+150	°C
Power Dissipation (QFP44)		500	mW

## Electronic Characteristic Parameter

(T=25°C, VDD=5V, CLKIN=3.58MHz )

Parameter	Symbol	Test Condition	Measure Pin	Minimum Value	Typical Value	Maximum Value	Unit
1 Power Current	I <sub>VDD</sub>		Pin2		5		mA
2 Logic Input Pins			Pin27,				

ADDSEL, SCF, S0, S1, MCF			26,30, 31,36				
Input High Voltage	$V_{IH}$	AVDD=5V		3			V
Input Low Voltage	$V_{IL}$	DVDD=5V				1	V
Input Capacitance	$C_{IN}$					10	pF
3 Logic Output Pins F1, F2			Pin32, 33				
Output High Voltage	$V_{OH1}$	$I_H=10mA$		4.4			V
Output Low Voltage	$V_{OL1}$	$I_L=10mA$				0.5	V
Output Current	$I_{O1}$				10		mA
4 Logic Output Pins REVP, HCF, CFC, CFB, CFA, REVPC, TEVPB, REVPA, CF			Pin3,35, 37,38,39 40,41,42, 43				
Output High Voltage	$V_{OH2}$	$I_H=10mA$		4.4			V
Output Low Voltage	$V_{OL2}$	$I_L=10mA$				0.5	V
Output Current	$I_{O2}$				10		mA
6 On-chip Reference	$V_{ref}$	AVDD=5V	Pin17	2.3	2.5	2.7	V
Temperature Coefficient				30	30	60	ppm/°C
7 Analog Input Pins IAP, IAN, IBP, IBN, ICP, ICN, VN, VCP, VBP, VAP			Pin 5,6, 7,8,9,10, 19,21,24, 25				
Maximum Input Voltage	$V_{AIN}$				±500		mV
DC Input Impedance					330		Kohm
Input Capacitance				6		10	pF
ADC offset	$V_{off}$				±15		mV
8 Accuracy							
Measurement Error on Current Channel CFC, CFB, CFC, CF		Input on the voltage channel, ±500mV The dynamic range 500:1	Pin 37,38, 39,43		0.1	0.3	%
Phase Error between Channels							
Channel 1 Lead 37°C (PF=0.8Capacitive)			Pin37,38 ,39,43		0.1	0.3	%
Channel 1 Lags 60°C (PF=0.5Inductive)			Pin37,38 ,39,43		0.1	0.3	%

9 Start Current	$I_{START}$	$I_b=5A$ $C=100$ , $\cos\varphi=\tilde{1}$ Voltage Channel Inputs $\pm 110mV$	Pin5,6,7, 8,9,20		$0.2\%I_b$		A
10 Positive and Negative Real Power Error (%)	ENP	$V_v=\pm 110mV$ , $V(I)=2mV$ , $\cos\varphi=\tilde{1}$ $V_v=\pm 110mV$ , $V(I)=2mV$ , $\cos\varphi=-1$	Pin43			0.3	%
11 Gain Error	Gain error	Use internal reference	Pin43		$\pm 5$	$\pm 7$	%
12 Power Supply Monitor Voltage	$V_{down}$	Power Supply vary from 3.5V to 5V, and Current Channel with Full-Scale Signal		3.9	4	4.1	V

## ◆ TERMINOLOGY

### 1) NONLINEAR ERROR

In BL6512, the inputs of the three voltage channels are fixed. When  $V(V)=\pm 110mV$ ,  $\cos\varphi=1$ , over the range of  $5\%I_b$  to  $500\%I_b$ , the nonlinear error should be less than 0.1%.

The Nonlinear Error is defined by the following formula:

$$e_{NL}\% = [(\text{Error at } X - \text{Error at } I_b) / (1 + \text{Error at } I_b)] * 100\%$$

### 2) START CURRENT

When the meter constant  $C=100$ ,  $I_b=5A$ ,  $\cos\varphi=1$ ,  $V(V)=\pm 110mV$ , the meter error on the  $5\%I_b$  is within the normal range, the minimum ac current that can cause the pulse signal on the Pin1, is called Start Current.

### 3) POSITIVE AND NEGATIVE REAL POWER ERROR

When the positive real power and the negative real power is equal, and  $V(V)=\pm 110mV$ , the test current is  $I_b$ , then the positive and negative real power error can be achieved by the following formula:

$$e_{NP}\% = [(e_{N\%} - e_{P\%}) / (1 + e_{P\%})] * 100\%$$

where:

$e_{P\%}$  is the Positive Real Power Error;  $e_{N\%}$  is the Negative Real Power Error.

#### 4) INPUT POWER(Positive/Negative)

The sign of the multiplication calculated by  $V(V) \cdot V(I) \cdot \cos\phi$  indicates the input power (positive/negative). The  $V(V)$  is the each-phase voltage sample signal. The  $V(I)$  is the each-phase current channel input. If the multiplication is more than zero, the input power is positive; otherwise, the input power is negative.

#### 5) GAIN ERROR

The gain error of the BL6512 is defined as the difference between the measured output frequency (minus the offset) and the ideal output frequency. The difference is expressed as a percentage of the ideal frequency. The ideal frequency is obtained from the BL6512 transfer function.

#### 6) POWER SUPPLY MONITOR

BL6512 has the on-chip Power Supply monitoring. The BL6512 will remain in a reset condition until the supply voltage on AVDD reaches 4 V. If the supply falls below 4 V, the BL6512 will also be reset. If the supply exceeds this value, the circuit recovers itself.

### Timing Characteristics

(VDD=5V, AGND=DGND=0V, on chip Reference, CLKIN=3.58MHz,  
 $T_{MIN}$  to  $T_{MAX}=-40\sim+85^{\circ}\text{C}$ )

1) The Time Characteristics of CF, F1 and F2.




Fig.4 The Time Characteristics of CF, F1 and F2

(VDD=5V, AGND=DGND=0V, on chip Reference, CLKIN=3.58MHz,  
 $T_{MIN}$  to  $T_{MAX}=-40\sim+85^{\circ}\text{C}$ )

Parameter	Value	Description
T1	145ms	Pulse-width (Logic High) of F1 or F2. At small load, the pulse-widths of F1 and F2 are specified as 145ms. When the power is high, the output periods of F1 and F2 is less than 290ms, and the pulse-widths of F1 and F2 equal half of the F1 period.
T2		The low output pulse period. ( see the formula of operation)
T3	1/2 t2	Time between F1 Rising Edge and F1 Rising Edge.

T4	90ms	CF Pulse-width. At small load, the pulse-width of CF is specified as 90ms. When the power is high, the output period of CF is less than 180ms, and the pulse-width of CF equals half of the CF period.
T5		CF output high frequency. (see the relation between CF and F1, F2)
T6	CLKIN/4	Minimum Time between F1 and F2 pulse.

## 2) The Time Characteristics of CFA,CFB,CFC and CF.




Fig.5 Timing Diagram for Frequency Outputs

In normal condition, the total power is trinary of the single phase, and the frequency of CF is trinary of CFA, CFB and CFC.

If two phases are working, CF is double of the frequency of each working phase.

If one phase is working, CF is same with the frequency of the single phase.

## 3) The relation between the CF and the HCF

The HCF is higher than the CF. For the different operation modes. The HCF may be the four times, eight times, sixteen times or thirty-two times. It is different from CF that the HCF has no fixed pulse-width. The duty ratio of HCF is half of cycle.

# BASIC THEORY OF OPERATION

## ◆ ENERGY MEASURE THEORY

In energy measure, the power information varying with time is calculated by a direct multiplication of the voltage signal and the current signal. Assume that the current signal and the voltage signal are cosine functions;  $U_{max}$ ,  $I_{max}$  are the peak values of the voltage signal and the current signal;  $\omega$  is the angle frequency of the input signals; the phase difference between the current signal and the voltage signal is expressed as  $\varphi$ . Then the power is given as follows:

$$p(t) = U_{max} \cos(\omega t) \times I_{max} \cos(\omega t + \varphi)$$



If  $\varphi = 0$  :

$$p(t) = \frac{U_{\max} I_{\max}}{2} [1 + \cos(2\omega t)]$$

If  $\varphi \neq 0$  :

$$\begin{aligned} p(t) &= U_{\max} \cos(\omega t) \times I_{\max} \cos(\omega t + \Phi) \\ &= U_{\max} \cos(\omega t) \times [I_{\max} \cos(\omega t) \cos(\Phi) + I_{\max} \sin(\omega t) \sin(\Phi)] \\ &= \frac{U_{\max} I_{\max}}{2} [1 + \cos(2\omega t)] \cos(\Phi) + U_{\max} I_{\max} \cos(\omega t) \sin(\omega t) \sin(\Phi) \\ &= \frac{U_{\max} I_{\max}}{2} [1 + \cos(2\omega t)] \cos(\Phi) + \frac{U_{\max} I_{\max}}{2} \sin(2\omega t) \sin(\Phi) \\ &= \frac{U_{\max} I_{\max}}{2} \cos(\Phi) + \frac{U_{\max} I_{\max}}{2} [\cos(2\omega t) \cos(\Phi) + \sin(2\omega t) \sin(\Phi)] \\ &= \frac{U_{\max} I_{\max}}{2} \cos(\Phi) + \frac{U_{\max} I_{\max}}{2} \cos(2\omega t + \Phi) \end{aligned}$$

$p(t)$  is called as the instantaneous power signal. The ideal  $p(t)$  consists of the dc component and ac component whose frequency is  $2\omega$ . The dc component is called as the average active power, that is:

$$P = \frac{U_{\max} I_{\max}}{2} \cos(\varphi)$$

The average active power is related to the cosine value of the phase difference between the voltage signal and the current signal. This cosine value is called as Power Factor (PF) of the two channel signals.




Fig.6 The Effect of phase

When the phase difference between the voltage signal and the current signal is more than  $90^\circ$ , the average active power is negative. This case indicates the user is using the electrical energy reversely.

The main function of the three phase measurement IC is calculating the sum of the three phase

active power (the arithmetic sum or the absolute value sum), and supplying the frequency signals proportional to the active powers.

If the BL6512 is configured to execute the arithmetic sum of the three active powers, the sum of the three-phase power is calculated as follows:

$$P_{TOTAL} = P_A + P_B + P_C$$

When one phase power of three phases is negative, its value will counteract the other positive terms.

If the BL6512 is configured to execute the absolute value sum of the three active powers, the sum of the three-phase power is calculated as follows:

$$P_{TOTAL} = |P_A| + |P_B| + |P_C|$$

#### ◆ THE OPERATION PROCESS OF THREE PHASE ENERGY MEASURE SIGNAL




Fig.7 Signal Processing Block Diagram in BL6512

In BL6512, the six voltage signals from the current and voltage transducers are digitized with ADCs. The instantaneous power signal  $P(t)$  is generated by a direct multiplication of the current and voltage signals of each phase. In order to extract the real power component (i.e., the dc component), the instantaneous power signal is low-pass filtered on each phase. Then, The total real power information is then obtained by adding the individual phase real power (the arithmetic sum or the absolute value sum).

The output of three phase power sum is sent to the digital-frequency module. In this module, the total real power is accumulated during the given time, and converted to the periodic frequency output which is therefore proportional to the average real power. Because of its high output frequency and therefore, shorter integration time, the CF output is proportional to the instantaneous real power. This pulse is useful for system calibration purposed that would take place under steady load conditions.

By dividing the high output CF, F1 and F2 can be obtained. The outputs F1 and F2 operate at a much lower frequency, which can drive the 2-phase stepper motors by eight kinds modes. The output pulse is given to the counter motor out of the chip, and then the counter value proportional to the consumed energy is obtained.

### ◆ Offset Effect

The dc offsets come from the input signals and the forepart analog circuitry.

Assume that the input dc offsets on the voltage channel and the current channel are  $U_{offset}$  and

$I_{offset}$ , and PF equals 1 ( $\varphi = 0^\circ$ ).

$$p(t) = [U \cos(\omega t) + U_{offset}] \times [I \cos(\omega t + \Phi) + I_{offset}]$$

$$= \frac{UI}{2} + I_{offset} U \cos(\omega t) + U_{offset} I \cos(\omega t) + \frac{UI}{2} \cos(2\omega t)$$




Fig.8 Effect of different offset cancellation methods

As can be seen, for each phase input, if there are simultaneous dc offsets on the voltage channel and the current channel, these offsets contribute a dc component for the result of multiplication.

That is, the offsets bring the error of  $U_{offset} \times I_{offset}$  to the final average real power. Additionally,

there exists the component of  $U_{offset} \times I + I_{offset} \times U$  at the frequency of  $w$ . The dc error on the real power will result in measure error, and the component brought to the frequency of  $w$  will

also affect the output of the average active power when the next low-pass filter can't restrain the ac component very completely.

When the offset on the one of the voltage and the current channels is filtered, for instance, the offset on the current channel is removed; the result of multiplication is improved greatly. There is no dc error, and the additional component at the frequency of  $\omega$  is also decreased.

When the offsets on the voltage channel and the current channel are filtered respectively by two high-pass filters, the component at the frequency of  $\omega$  (50Hz) is subdued, and the stability of the output signal is advanced. Moreover, in this case, the phases of the voltage channel and the current channel can be matched completely, and the performance when PF equal 0.5C or 0.5L is improved. In BL6512, this structure is selected. Though it is given in the system specification that the ripple of the output signal is less than 0.1%, in real measure of BL6512, the calibration output is very stable, and the ripple of the typical output signal is less than 0.05%.

Additionally, this structure can ensure the frequency characteristic. When the input signal changes from 45Hz to 65Hz, the complete machine error due to the frequency change is less than 0.1%. In such, the meter designed for the 50Hz input signal can be used on the transmission-line system of electric power whose frequency is 60Hz.

#### ◆ Current Channels

The voltage outputs from the current transducers are connected to the BL6512 current channels, which are fully differential voltage inputs. IAP, BP, and ICP are the positive input for IAN, IBN, and ICN, respectively. The maximum peak differential signal on the current channel should be less than  $\pm 500mV$  ( $353mV$  rms for a pure sinusoidal signal) for the specified operation.

Figure 9 shows a typical connection diagram for the one current channel (IA).




Fig.9 Typical Connection for Current Channels

#### ◆ Voltage Channels

The output of the line voltage transducer is connected to the BL6512 at this analog input. Voltage channels are a pseudo-differential voltage input. VAP, VBP, and VCP are the positive inputs with respect to VN. The maximum peak differential signal on the voltage channel is  $\pm 500mV$  ( $353mV$  rms for a pure sinusoidal signal) for the specified operation.




Figure 10. Typical Connections for Voltage Channels

Notes: Because of the various external devices, the current channel and the voltage channel may have the phase match error (mainly due to different RC constant and different phase delay). By adjusting the external capacitor Cf, the phase error can be corrected. The phase error will affect the system gain when PF is 0.5, and bring error.

The process of BL6512 can ensure the consistent compensatory value.

#### ◆ Power Supply Monitor

The BL6512 contains an on-chip power supply monitor. If the supply is less than  $4V \pm 5\%$  then the BL6512 will go in an inactive state, i.e. no energy will be accumulated when the supply voltage is below 4V. This is useful to ensure correct device operation at power up and during power down. The power supply monitor has built-in hysteresis and filtering. This gives a high degree of immunity to false triggering due to noisy supplies.

The trigger level is nominally set at 4V, and the tolerance on this trigger level is about  $\pm 5\%$ . The power supply and decoupling for the part should be such that the ripple at  $V_{DD}$  does not exceed  $5V \pm 5\%$  as specified for normal operation.

#### ◆ Digital-To-Frequency Conversion

After multiplication, the low-pass filter is used to attenuate the ac components at the line frequency and its harmonics. Then the three phase real powers are sent to the adder, and the arithmetic sum or the absolute value sum (selectable by the pin ADDSEL) can be obtained. The power sum is passed to the digital-to-frequency converter. In the digital-to-frequency, the power signal is integrated over time to produce an output frequency. This accumulation of the signal will suppress any non-dc component in the instantaneous real power signal. Because the average value of a sinusoidal signal is zero, the frequency generated by the digital-to-frequency is proportional

to the average real power.

Fig.11 shows the calculating process of the output CF:




Fig.11 Real Power-to-Frequency Conversion

As can be seen in the diagram, the output frequency CF is generated by accumulating the instantaneous real power signal over a much shorter time, while converting it to a frequency. Due to the short accumulating time, there are still ripple in the CF. This will not be a problem in the application. Where CF is used for calibration purposes, the frequency should be averaged by the frequency counter. This will remove any ripple. After the output frequency CF, by other digital-to-frequency converter, the lower output frequency F1 and F2 are obtained. Because the outputs F1 and F2 operate at a much lower frequency, much more averaging of the instantaneous real power signal is carried out. Thus the stability of the output frequency is ensured.

#### ◆ Mode Selection of the Sum of the Three Active Energies

The BL6512 can be set to execute the arithmetic sum of the three active energies,

$$Wh = Wh_{\phi A} + Wh_{\phi B} + Wh_{\phi C}$$

Or the sum of the absolute value of these energies,

$$Wh = |Wh_{\phi A}| + |Wh_{\phi B}| + |Wh_{\phi C}|$$

The selection between the two modes can be made by setting the ADDSEL pin. Logic high and logic low applied on the ADDSEL pin correspond to the arithmetic sum and the sum of absolute values, respectively.

#### ◆ Anti-Creep Threshold

In BL6512, when the rms of current and the rms of voltage are 500mV, the anti-creep threshold is set as the 0.0020 percent of full-scale power. There are anti-creep logics in three phase circuits.

## OPERATION MODE

### ◆ FORMULA of OPERATION

In the BL6512, the output frequency or pulse rate is related to the input voltage signals by the following equation: (use 3.58MHz oscillator)

$$Freq = \frac{12.64 \times (U_{AP} \times I_A + U_{BP} \times I_B + U_{CP} \times I_C) \times F_{1-5}}{V_{REF}^2}$$

$Freq$  = Output frequency on F1 and F2 (Hz)

$U_{AP}$ ,  $U_{BP}$ ,  $U_{CP}$  = Differential rms voltage signal on voltage channels (volts)

$I_A$ ,  $I_B$ , and  $I_C$  = Differential rms voltage signal on current channels (volts)

$V_{ref}$  = The reference voltage (2.42 V  $\pm$  8%) (volts)

$F_{1-5}$  = One of five possible frequencies selected by using the logic inputs SCF, S0, and S1.

### ◆ The effect of the BL6512 external oscillator

With parallel algorithms in its internal, BL6512 works at an external oscillator frequency from 1.8MHz to 3.58MHz, thus greatly decreasing the static power. When the external oscillator is 3.58MHz, its F1 and F2 output pulse-widths are 145ms and its CF output pulse-width is 90ms.

If using an external oscillator less than 3.58MHz, such as 2.5MHz, 2MHz, 1.8MHz, and so on, the output timing will be changed according to the external oscillator. For example, when using a 1.8MHz external oscillator, the F1 and F2 output pulse-widths will double, reaching about 290ms, and the CF output pulse-width increases to 180ms. In such a case, the F1 and F2 calculation quotation can be described as following:

$$Freq = \frac{6.625 \times (U_{AP} \times I_A + U_{BP} \times I_B + U_{CP} \times I_C) \times F_{1-5}}{V_{REF}^2}$$

The system gain will be half (due to the decreasing clock).

When the external oscillator clock varies linearly from 1.8MHz to 3.58MHz, the output pulse-width will change accordingly, causing the change of system gain. Therefore, the output pulse-width can be adjusted by the frequency of external oscillator.

The lower work frequency, the lower the cut-off frequency of lowpass Digital Filter. By this way, the harmonic wave of 100Hz can be eliminated more thoroughly, and output signals are more stable. With the work frequency decreasing, the static power will decrease. But the F1 and F2 output pulse widths will increase, it results dynamic power increased. Therefore, the frequency shouldn't decrease blindly for decreasing the total power.

### ◆ Selecting the operation mode

In BL6512, the different operation modes can be selected by the input pins MCF, SCF, S0, and S1. Table I shows the relations between the output frequencies CF, HCF, F1, F2 and the input Pin MCF, SCF, S0, S1 (CLKIN=3.58MHz).

MCF	SCF	S0	S1	F <sub>1-9</sub>	Max Freq On F1/F2 For AC input	CF ÷ F1,F2	MCF ÷ CF	Max Freq On CF For AC input
1	1	1	1	0.596	0.48	16	16	7.8
1	0	0	0	1.19	0.96	160	8	156
1	1	0	0			8	16	7.8
1	0	0	1	4.77	3.9	16	8	250
1	1	0	1			8	8	125
1	0	1	0	19.07	15.6	160	4	624
1	1	1	0			16	8	62.5
1	0	1	1	76.3	62.5	8	4	500
0	1	1	0	2.385	1.95	4	16	7.8
0	0	0	0	0.057	0.048	160	16	7.8
0	1	1	1	0.283	0.24	16	32	3.9
0	1	0	0	0.596	0.48	8	32	3.9
0	1	0	1	4.77	3.9	4	16	15.6
0	0	0	1	0.119	0.096	8	16	15.6
0	0	1	0	1.19	0.975	160	16	15.6
0	0	1	1	2.385	1.95	8	16	15.6

◆ **Test bench**




Fig.12 Test bench of BL6512

Notice: Sample tested during initial release and after any redesign or process change that may affect parameter. Specification subject to change without notice. Please ask



for the newest product specification at any moment.